

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:)
)
Seiji INUMIYA et al.)
) Group Art Unit:
Application No.: Not Yet Assigned)
) Examiner:
Filed: March 12, 2004)
)
For: METHOD OF MANUFACTURING)
SEMICONDUCTOR DEVICE)

MAIL STOP PATENT APPLICATION

**Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450**

Sir:

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)

Pursuant to 37 C.F.R. §§1.56 and 1.97(b), applicants bring to the Examiner's attention the documents listed on attached Form PTO-1449. Copies of the listed documents are attached. Applicants respectfully request that the Examiner consider the documents listed on attached Form PTO-1449 and indicate that they were considered by making an appropriate notation on this form.

This Information Disclosure Statement is being filed with the above-referenced application.

The following is listed on the accompanying PTO-1449 and is in a non-English language:


1. Japanese patent application publication no. 2000-49349 - The relevance of this document is discussed at page 2 of the specification of the present application.

This submission does not represent that a search has been made or that no better art exists and does not constitute an admission that each or all of the listed documents are material or constitute "prior art." If the Examiner applies any of the documents as prior art against any claim in the application and applicants determine that the cited documents do not constitute "prior art" under United States law, applicants reserve the right to present to the Office the relevant facts and law regarding the appropriate status of such documents. Applicants further reserve the right to take appropriate action to establish the patentability of the disclosed invention over the listed documents, should one or more of the documents be applied against the claims of the present application.

If there is any fee due in connection with the filing of this Statement, please charge the fee to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,
GARRETT & DUNNER, L.L.P.

By: 
Richard V. Burgujian
Reg. No. 31,744

Dated: March 12, 2004

Enclosures
RVB/FPD/blc

ERNEST F. CHAPMAN
Reg. No. 25,961

INFORMATION DISCLOSURE CITATION

Atty. Docket No.	04329.3268	Application No.	
Applicants	Seiji INUMIYA et al.		
Filing Date	March 12, 2004	Group:	

U.S. PATENT DOCUMENTS							
Examiner Initial*		Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate
		6,020,243	02/01/2000	Wallace et al.			

FOREIGN PATENT DOCUMENTS							
		Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No
		2000-49349	02/18/2000	Japan			No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	
	S. INUMIYA, et al. "Method of Manufacturing Semiconductor Device", U.S. Application No. 10/101,913, filed March 21, 2002.

Examiner	Date Considered
*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	
Form PTO 1449	Patent and Trademark Office - U.S. Department of Commerce